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EfficiencyAbstract A novel non-isolated DC-DC converter is proposed by combining quadratic boost con-
verter with voltage multiplier cell. The proposed converter has low semiconductor device voltage
stress and switch utilization factor is high. The superiority of the converter is voltage stress of
the semiconductor devices depends on voltage multiplier (VM) cell. By increasing the VM cell
the stresses across the devices reduce drastically. The proposed converter has same number of com-
ponents compared to certain voltage lift converters taken for comparison. A detailed comparative
study is made on the proposed converter with few voltage lift converters in the literature, conven-
tional boost with VM cell and quadratic boost converter. A 40 W prototype is constructed with
12 V input voltage and 96 V output voltage to verify the performance and validate the theoretical
analysis of the proposed converter.
 2016 Ain Shams University. Production and hosting by Elsevier B.V. This is an open access article under
the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Coal is the dominant fuel in power generation in all over the
world. As per the energy outlook 2035, energy consumption
is likely to rise from 42% today to 47% by 2035. Total carbon
emissions from energy consumption may increase by 25%
between 2013 and 2035 [24]. According to REN21’s report
renewable contribution to the world power generation is just19%. Recent research in renewable based power system intro-
duces many challenges in designing new topologies for DC-DC
conversion with high voltage gain. DC-DC converter can be
used for Renewable energy sources (RES) stand-alone and
grid-connected applications. Boosting type converters are
required increasing low-level voltage from PV or fuel cell to
the desired level of voltage. Many kinds of research are going
on to derive high gain and high-efficiency DC-DC converter
for the renewable energy system. Ideal DC bus voltage is
200–400 V. Renewable energy sources plays a vital role in
DG platform. Control strategies for DC-AC converter are pro-
posed and analyzed in [26,27]. However, high step-up DC-DC
converter is required to achieve a high voltage of 400 DC bus
voltages to feed the inverter circuit.
Using conventional boost converter, the voltage step-up
can be obtained by increasing the duty cycle nearer to unity.
By increasing the duty cycle the conduction loss, switching loss
is increased which results in low efficiency [1,2]. Series connec-cell, Ain
Nomenclature
Abbreviations
CCM Continuous Conduction Mode
RMS Root Mean Square
RES Renewable Energy Source
POEL Positive Output Elementary Luo Converter
Variables
Vg input voltage
VL1 ¼ VL2 inductor voltage
VC1 input capacitor voltage
VCM1 ¼ VCM2 multiplier capacitor voltage
D duty cycle
M number of multiplier cells
VO output voltage
GVCCM voltage gain in Continuous conduction mode
(CCM)
iL1 ¼ iL2 inductor current
T switching period
fs switching frequency
iDrms diode RMS current
iSWrms diode RMS current
iDavg diode average current
iLrms inductor RMS current
iCrms capacitor RMS current
Parameters
RL load resistance
L1;L2 inductor in quadratic boost converter
D1;D2 diode in quadratic boost converter
DM1;DM2 diode in voltage multiplier cell
CM1;CM2 capacitor in voltage multiplier cell
Lr resonant inductor
DO output diode
CO output capacitor
2 J. Divya Navamani et al.tion of multiple boost converter results in high voltage gain.
However, the cost of the converter is increased due to too
many components [3]. By escalating the turns ratio of the
transformer in isolated DC-DC converter, large voltage con-
version ratio can be obtained. However, the diode stress volt-
age and voltage spikes across the switches should be
considered with certain remedial measures [4–7].
Large voltage gain can be achieved with coupled inductor
in the converters [8,9]. However, they suffer from similar dis-
advantages of isolated DC-DC converters. By incorporating
switched capacitor or switched inductor in the converter the
voltage conversion ratio can be increased. Moreover, voltage
regulation is poor [10]. Based on 3SSC (three-state switching
cell) high voltage gain converter is introduced. However, the
circuit weight and volume are high due to the presence of auto-
transformer. In [25] interleaved technique with series and par-
allel configuration is introduced. High gain is achieved by
interleaved configuration. However, the gain is increased with
increase in the number of switches.
2. High voltage gain converters with voltage multiplier cell
The important application of voltage multiplier cells is Travel-
ing wave tube amplifier and capacitor charge transference
[11,12]. In both the applications, it step ups the voltage to very
high level without the use of magnetic components. Incorpora-
tion of voltage multiplier to DC-DC converter is not new, and
many articles were published in the literature. High voltage
gain converter is introduced with capacitor voltage stacking
cell [13]. However, the current stress results in the circuit.
Four-switch high gain converter is presented by employing
Cockroft-Walton Voltage multiplier cell [14]. The conducting
state of the switches is very complicated in that topology.
The advantages of voltage multiplier based step-up converters
are as follows:
 Diode-capacitor multiplier (VM cell) can be added to the
topology without modifying the original topology.Please cite this article in press as: Divya Navamani J et al., Non-isolated high gain
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.007 No additional switch is needed apart from the main switch
of the circuit which simplifies the gate drive circuit.
 Main switch, multiplier, and diode output voltage stress
depend on the number of multiplier cells. As a result of this
switch with low on-state resistance can be used that mini-
mizes the losses and improves the converter’s efficiency.
Table 1 gives the comparison of different topology with the
voltage multiplier. Several topologies are derived by integrat-
ing voltage multiplier with voltage lift or coupled inductor or
3SSC or D-C-L unit. It is found from the comparison that
there is no promising topology which satisfies both voltage
gain and voltage stress across the switch with less number of
components.
3. Operating principle of the proposed converter in CCM mode
Fig. 1 illustrates the topology of the proposed converter, which
consists of main switch SW, two inductors (L1;L2), diode
(D1;D2) and a voltage multiplier cell consists of two capaci-
tances (CM1;CM2), two diodes (DM1;DM2) and one resonance
inductor Lr. There are five main modes during one switching
cycle. The modes of operation with current flow path are
shown in Fig. 2. Fig. 3 demonstrates some typical waveforms
obtained during continuous conduction mode (CCM).
Mode I [0, t0]: The switch SW is conducting at this mode.
The input inductor L1 is charged by the input DC source
V g, and the inductor L2 is loaded in parallel with the capac-
itor C1. The capacitor CM1 and CM2 are charged to the out-
put voltage of the quadratic boost converter with VM cell
(V gM=½1 D2Þ through the diode DM2. The average volt-
age of CM1 and CM2 is equal.
Mode II [t0, t1]: During this mode the switch SW is ON
state. At this instant (t0Þ diode DM2 turns off. The input
inductor L1 is charged by the input DC source V g, and
the inductor L2 is charged in parallel with the capacitor
C1. It is similar to Quadratic boost converter with theDC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Table 1 Comparison of different topology with voltage multiplier in the literature.
Ref. Technique Voltage gain Voltage stress Across
switch
No of
component
[16] N units of D-C-L, m number of voltage multiplier cells 3mþ4Dþ2
1D ; n ¼ 2 3VO3mþ4Dþ2 ; n ¼ 2 22 (n= 2;
m= 1)
[17] N units of D-C-L, voltage multiplier cell 5þD
1D ; n ¼ 2 3VO5þD ; n ¼ 2 15 (n= 2)
[18] Modified interleaved boost converter with Voltage multiplier 2ðNþ1Þ
1D
VO
2ðNþ1Þ 12
[19] Interleaved boost converter with voltage multiplier Mþ1
1D
VO
Mþ1 11 (m= 1)
[20] Three-winding high-frequency coupled inductor and voltage
multiplier
3Nþ1
1D
VO
3Nþ1 15
[21] Three-state switching cell and voltage multiplier Mþ1
1D
VO ½1D
3
15 (m= 2)
[22] Coupled inductor and voltage multiplier Nþ1
1D
VO
Nþ1 9
[23] Voltage lift, Voltage multiplier, clamp mode and coupled
inductor
n1k1 þ 2DþDK2þDn2K2½1D2 þ
n2K2
1D
Vg
½1D2
17
Figure 1 Proposed converter.
Non-isolated high gain DC-DC converter 3switch in conducting state. The inductors L1; L2 store energy
until the switch SW turns off at the instant ðt1Þ.
Mode III, V, VII [t1, t2]: At this instant (t1Þ; switch SW turns
off, diode D2;DM1 and DO turn on and the energy accumu-
lated in the inductors L1; L2 is transmitted to the output
capacitor CO through the diode DO. It is also transmitted
to the capacitor CM2 through the diode DM1 and to the
capacitor C1 through the diode D2. This mode is just similar
to modes 5 and 7.
Mode IV [t2, t3]: During this mode, the switch SW is OFF
state. At this instant (t2Þ diode DM1 turns off. The energy
accumulated in the inductors L1; L2 is transmitted to the
output capacitor CO through the diode DO. At the end of
this mode, (t3) diode DM1 turns on again and enters into
the mode similar to mode 3.
Mode IV [t4, t5]: At this instant (t4) diode DO turns off. The
energy accumulated in the inductors L1; L2 is transmitted to
the output capacitor CM2 through the diode DM1. At the end
of this mode (t5) diode DO turns on again and enters into
the mode similar to mode 3.
4. Steady state performance analysis of proposed converter
To simplify the analysis only stages 1 and 3 are considered for
CCM operation because the time durations of modes 4 and 6
are short. Modes 3, 5 and 7 are similar. At mode 1, the main
switch SW is in ON condition, the inductor L1 is charged byPlease cite this article in press as: Divya Navamani J et al., Non-isolated high gain D
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.007the DC input source Vg, and the voltage across C1 charges
the inductors in the switched inductor cells. The following
equations are obtained from Fig. 2(a)
VL1 ¼ Vg ð1Þ
VL2 ¼ VC1 ð2Þ
During mode 3, the main switch SW is turned OFF, and the
inductors L1;L2 are discharged. The voltages across the induc-
tor L1 and LS1; LS2 can be
VL1 ¼ Vg  VC1 ð3Þ
VL2 ¼ VC1  VCM1 ð4Þ
During the mode 1 capacitor CM2 is charged with the out-
put voltage of quadratic boost converter with voltage multi-
plier cell. After mode 4, the load voltage is equal to two
times of capacitor voltage CM2 for one multiplier cell
[M= 1] similar to the converter in [19].
VO ¼ 2VCM2 . . . . . .M ¼ 1 ð5Þ
Administering a volt-second balance on the inductor L1;L2
produces
Z DTs
0
Vgdtþ
Z Ts
DTs
ðVg  VC1Þdt ð6Þ
Z DTs
0
VC1dtþ
Z Ts
DTs
ðVC1  VCM1Þdt ð7Þ
Solving Eq. (6) yields
VC1 ¼ Vg
1D ð8Þ
By substituting (8) into (7) respectively, VCM2 and VO can
be obtained as
VCM1 ¼ Vgð1DÞ2 ð9Þ
GVCCM ¼ VO
Vg
¼ ½Mþ 1½1D2 ð10ÞC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Figure 2 Equivalent circuit representing five operating modes
with current flow path in CCM operation. (a) Mode I, (b) Mode
II, (c) Mode III, (d) Mode IV, (e) Mode V.
Figure 3 Current waveforms of the proposed converter.
4 J. Divya Navamani et al.5. Design and performance analysis of proposed converter
Based on the analytical expression of the operation of con-
verter, the design values of the components are selected.
5.1. Design of inductor L1 and L2
In case of switch ON condition, inductor current iL1 and iL2
peak to peak ripple relation is obtained as follows,Please cite this article in press as: Divya Navamani J et al., Non-isolated high gain
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.007DiL1ðDTÞ ¼ VgDT
L1
ð11Þ
DiL2ðDTÞ ¼ VC1DT
L2
¼ VgD=1D
L2fs
ð12Þ
IL1 ¼ DiL1
2
ð13Þ
L1 >
½1D4DRL
2½Mþ 12fs
ð14Þ
L2 >
½1D2DRL
2½Mþ 12fs
ð15Þ
From (14) and (15), the value of the inductor is acquired to
drive the converter in CCM. L1 and L2 are selected as 15 lH
and 60 lH respectively.
Resonant inductor limits the current variation and mini-
mizes the commutation losses. It depends on di/dt (maximum
current variation) at turn-on time. The value of resonant
inductor is selected as 0.5 lH.
5.2. Design of capacitor
The input capacitor’s minimum value depends on output cur-
rent, operating frequency, duty cycle and the number of mul-
tiplier cells. The output capacitor’s value depends on output
current, operating frequency, and duty cycle.
C1 ¼ IO½Mþ 1D½1DfsDVC1
;CO ¼ IOD
fsDVCO
ð16Þ
From (16) input and output capacitors are selected as 60 lF
and 10 lF respectively.DC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Table 2 Component stresses and average values of introduced
converter.
Proposed
converter
Voltage stress of the diodes in voltage
multiplier cell
DM1 VOMþ1
DM2
Voltage stress of the diodes in QB D1 VODMþ1
D2
Voltage stress of the switch SW VO
Mþ1
Average voltage of the switch SW VO ½1D
Mþ1
Average voltage of the diodes in voltage
multiplier cell
DM1 VODMþ1
DM2
Average voltage of the diodes in QB D1 VgD½1D
D2
Average current of the diodes in QB D1 IO ½Mþ1D½1D2
D2 IO ½Mþ1
1D
Average Inductor current L1 IO ½Mþ1½1D2
L2 IO ½Mþ1
1D
Average current of the diodes in voltage
multiplier cell
DM1 IOMD1D
DM2 IOD1D
Average current of the switch SW IOD½Mþ1½2D
½1D2
Average capacitor current C1 ½Mþ1IOD
1D
Non-isolated high gain DC-DC converter 5The voltage multiplier capacitor’s minimum value depends
on maximum power, multiplier capacitor voltage, and operat-
ing frequency.
CM1 ¼ PO
V2CM1fs
ð17Þ
From (17) voltage multiplier capacitor is selected as 0.5 lF.
5.3. Power loss analysis
Table 2 gives the average and maximum voltage of the semi-
conductor devices and other components in the proposed
converter.
RMS current through the switch SW is
iSWrms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z DT
0
½iL1 þ iL22
s
dt ð18Þ
Hence, ohmic power loss in switch is
PSW ¼ i2SWrDS ¼
i2O½Mþ 12½2D2D
½1D4 rDS ð19Þ
The RMS current through the diode can be given as
iD1rms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z DT
0
i2L1
s
dt ¼ iO½Mþ 1
ﬃﬃﬃﬃ
D
p
½1D2 ð20Þ
iD2rms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z T
DT
i2L1
s
dt ¼ iO½Mþ 1
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1Dp
½1D2 ð21Þ
iDM1rms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z T
DT
½iL1  iLr2
s
dt ¼ iOM
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1Dp
1D ð22Þ
iDM2rms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z DT
0
i2Lr
s
dt ¼ iO
ﬃﬃﬃﬃ
D
p
1D ð23Þ
iD0rms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1
T
Z T
DT
i2Lr
s
dt ¼ iOﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
1Dp ð24Þ
The power loss in forward resistance RF of the diode is given as
PRF ¼ ½i2D1rms þ i2D2rms þ i2DM1rms þ i2Dm2rms þ i2D0rmsRF ð25Þ
The average current through the diode can be given by
iD1avg ¼ 1
T
Z DT
0
iL1dt ¼ IO½Mþ 1D½1D2 ð26Þ
iD2avg ¼ 1
T
Z T
DT
iL1dt ¼ IO½Mþ 1
1D ð27Þ
iDM1avg ¼ 1
T
Z T
DT
½iL1  iLrdt ¼ IOMD
1D ð28Þ
iDM2avg ¼ 1
T
Z T
DT
iLrdt ¼ iOD
1D ð29Þ
The power loss due forward voltage drop in diode is given
by
PVF ¼ VF½iD1avg þ iD2avg þ iDM1avg þ iDM2avg þ iD0avg ð30ÞPlease cite this article in press as: Divya Navamani J et al., Non-isolated high gain D
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.007From (25), (30) total power loss in diode is obtained as
PD ¼ PRF þ PVF ð31Þ
RMS value of the inductor current can be derived as
iL1rms ¼ IO½Mþ 1½1D2 ;
iL2rms ¼ IO½Mþ 1
1D ;
iLrrms ¼ iO
1D ð32Þ
Power loss associated with inductor can be derived using
(32)
PL ¼ i2L1rmsrL1 þ i2L2rmsrL2 þ i2LrrmsrLr ð33Þ
Capacitor current RMS values can be given by
iC1rms ¼ IO½Mþ 1
ﬃﬃﬃﬃ
D
p
1D ; iCM1rms ¼
iO½1 2D
1D ð34Þ
Capacitor power losses can be derived from (34)
PC ¼ i2C1rmsrC1 þ i2CM1rmsrCM1 ð35Þ
Total power loss in the converter is
PLOSS ¼ PSW þ PD þ PL þ PC ð36Þ
The efficiency of the proposed high step-up converter is
given by
Efficiency ¼ g ¼ P0
Pin
¼ 1
1þ ðPLOSS=P0Þ ð37ÞC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Table 3 Comparison of proposed converter with few high voltage gain converters.
S no Quadratic boost
converter
Boost converter
with VM [1]
POEL converter
with self lift SI
cell [15]
POEL converter
with double self
lift SI cell [15]
Proposed
converter
1 No of switches 1 1 1 2 1
2 No of inductors 2 2 3 3 3
3 No of diodes 3 3 5 5 5
4 No of capacitors 2 3 3 4 4
5 Total components 8 9 12 14 13
6 Voltage gain (GVÞ 1½1D2 Mþ11D 2D1D 3DD
2
1D
Mþ1
½1D2
7 Duty cycle 0.3 0.5 0.7 0.3 0.5 0.7 0.3 0.5 0.7 0.3 0.5 0.7 0.3 0.5 0.7
8 Gain ½VOVg  2.04 4 11.1 2.85 4 6.66 0.85 2 4.6 1.15 2.5 5.3 4.08 8 22.2
9 Voltage stress of switch VO VOMþ1
2Vg
1D
½3DVg
1D
VO
Mþ1
10 Voltage stress across output diode VO VOMþ1
2Vg
1D
½3DVg
1D
VO
Mþ1
P= 40 W,Vg = 12 V,VO = 96 V
11 Duty cycle 0.64 0.75 0.8 0.78 0.5
Table 4 Comparison of component utilization of proposed converter with conventional converter.
S no Quadratic boost converter Boost converter With voltage multiplier [1] Proposed converter
Duty cycle 0.64 0.75 0.5
SUF-switch utilization factor
1 Peak voltage, current 96 V, 4.287 A 48 V, 3.48 A 48 V, 2.502 A
2 No of switch 1 1 1
3 SUF 0.097 0.239 0.333
DUF-total diode utilization factor
4 Peak voltage, current 33.3 V, 1.59 A, 62.6 V, 4.287 A 2  24 V, 2.35 A
96 V, 0.420 A 4  48 V, 1.07 A 3  48 V, 0.589 A
5 Total no of diodes 3 4 5
6 DUF 0.1106 0.2596 0.2024
Total energy volume of inductor
7 Inductors 13.8 lH 0.1197 mH 0.1197 mH
90.9 lH 500 nH 0.2395 mH
500 nH
8 Irms 4.578 A 3.32 A 3.31 A
0.420 A 1.51 A 1.67 A
1.37 A
9 Total energy volume-Inductor 0.3052 0.00132 0.00202
Figure 4 Voltage gain versus duty cycle of proposed converter
and compared with [15], quadratic and boost converter with VM
cell [1].
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gain converter
Two different comparisons were done in order to highlight the
advantage of the proposed converter. The four converters
taken for comparison in terms of voltage gain and voltage
stress are quadratic boost converter, boost converter with volt-
age multiplier cell [1], hybrid POEL converter with self
switched inductor cell and double self switched inductor cell
[15]. The reason for selecting POEL switched inductor (SI)
converter for comparison is the similarity in the number of
inductors and diodes in the proposed converter. Proposed con-
verter is the modified version of quadratic boost converter by
voltage multiplier (VM) cell. Thus quadratic boost converter
and Boost converter with VM cell [1] are taken for
comparison.DC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Figure 5 (a) Semiconductor devices voltage stress versus voltage
gains of proposed converter and compared with [15], quadratic
and boost converter with VM cell [1], (b) comparison of switch
utilization factor, (c) comparison of diode utilization factor, (d)
comparison of total energy volume of inductor.
Figure 6 Photograph of the hardware implementation of the
introduced converter.
Non-isolated high gain DC-DC converter 7The comparison in Tables 3 and 4 is performed with
P= 40 W, Vg = 12 V, VO = 96 V and fs = 60 kHz and the
results of the comparison are concluded as follows:Please cite this article in press as: Divya Navamani J et al., Non-isolated high gain D
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.0076.1. Static gain
Table 3 shows the comparison of proposed converter with
Voltage lift converter [15], Quadratic boost and Boost con-
verter with voltage multiplier cell [1]. Fig. 4 shows the graphi-
cal comparison of voltage gain between converters. One can
see the proposed converter has high voltage gain compared
to other converters taken for comparison. It is found that volt-
age conversion ratio is about 22 times than that of the line
voltage for the duty cycle 0.7.
6.2. Main switch and output diode voltage stress
From Table 3 comparative study on voltage stress on switch
and output diode for proposed converter with other converters
is made. Fig. 5(a) presents the graphical comparison of switch
voltage, multiplier and output diode voltage stress of the pro-
posed converter. The switch and output diode voltage stress
depends on number of multiplier cells. By increasing the mul-
tiplier cell, the voltage stress on the semiconductor devices can
be reduced severely.
6.3. Switch/diode utilization factor
Table 4 illustrates the comparison of switch and diode utiliza-
tion factor of proposed converter with quadratic boost con-
verter and boost converter with voltage multiplier cell [1].
Switch utilization factor is found to be high in the proposed
converter and it is presented in Fig. 5(b). Due to increase in
number of diodes, total diode utilization factor is slightly less
compared to boost converter with voltage multiplier cell and
the comparison is given in Fig. 5(c). Fig. 5(d) furnishes the
total energy volume of inductor of the proposed converter
and it is slightly high compared to other converter.
6.4. Simulated and experimental results
The proposed converter is tested with 40 W prototype to verify
the theoretical analysis. The electrical specifications are
PO = 40 W, Vg = 12 V, VO = 96 V, fS = 50 kHz and
RL = 230 X. Inductors L1, L2 and Lr are chosen as 15 lH,C-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Figure 7 Simulated results. (a) Multiplier diode and Output
diode stress voltage, (b) output voltage, (c) multiplier capacitor
voltage, (d) inductor current.
igure 8 Experimental results. (a) Output voltage and switch
oltage for D= 0.5 (X-scale: 10 ls/div, CH1: Y-scale: 30 V/div,
H2: 100 V/div). (b) Voltage multiplier diode voltage stress and
utput voltage for D= 0.5 (X-scale: 10 ls/div, CH1: Y-scale:
0 V/div, CH2: 45 V/div). (c) Output diode voltage stress (X-scale:
0 ls/div, Y-scale: 45 V/div). (d) Voltage multiplier capacitor
oltage (X-scale: 10 ls/div, Y-scale: 25 V/div).
8 J. Divya Navamani et al.60 lH and 0.5 lH respectively. Input and output capacitors
are selected as 60 lF and 10 lF as per Eq. (16). Voltage mul-
tiplier capacitor is selected as 0.5 lf from Eq. (17). Fig. 6 is the
photograph of the converter implemented in the laboratory.
Simulation is carried out in nl5 simulator. Fig. 7(a)–(d) shows
the simulated waveform of the voltage across the multiplier
diode, output diode, multiplier capacitor voltage and inductorPlease cite this article in press as: Divya Navamani J et al., Non-isolated high gain
Shams Eng J (2016), http://dx.doi.org/10.1016/j.asej.2016.09.007F
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vDC-DC converter by quadratic boost converter and voltage multiplier cell, Ain
Non-isolated high gain DC-DC converter 9current. Fig. 8(a) shows the main switch stress voltage is 47 V
for the output voltage of 95 V. Fig. 8(b) presents the voltage
across the multiplier diode which is equal to 49 V for the out-
put voltage of 95 V. Fig. 8(c) shows experimental output diode
stress voltage of 49 V which is very less compared to quadratic
boost converter where the switch and output diode stress volt-
age is equal to output voltage. Fig. 8(d) presents the multiplier
capacitor voltage and is equal to VO=Mþ 1. From Fig. 8(a)–
(c) one can see that the voltage stress across switch and other
diodes depends on the number of multiplier cells and the
expression to the maximum voltage stress on different compo-
nents in the converter is given in Table 2 which matches with
the experimental results.
7. Conclusion
A non-isolated DC-DC converter is constructed by integrating
quadratic boost converter with voltage multiplier cell. The pro-
posed converter possesses an input inductor so the input cur-
rent is ripple free. And, hence such a converter is suitable for
fuel cell application where the ripple free input current is
needed. The features of this converter include high voltage
conversion ratio, low voltage stress on the semiconductor
devices and high efficiency. This converter employs just a sin-
gle active switch, and can operate with simple control circuit
and structure of the converter is simple. The measured effi-
ciency is found to be 88% at half-load.
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